Halaman utama Jelajahi Bantuan
Masuk
bart
/
FPGC6
cermin dari https://github.com/bartpleiter/FPGC6
1
0
Fork 0
Berkas Masalah 0 Wiki
Pohon: d2b53bb5e8
Ranting Tag

Komit Sejarah

Pembuat SHA1 Pesan Tanggal
  bart b74702c915 Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram 2 tahun lalu