442d51ba85Added images to documentation, HDMI is working without lvds, init of new sdram controller done.
1 year ago
bart
916054063aAdded MU from FPGC5, created arbiter to regulate access to the CPU memory bus from both Instruction and Data memory, created fast testbench for arbiter, can now start adding arbiter and MU to CPU design
bart