 bartpleiter
|
9b3e3a5eb7
Initial progress with faster design.
|
2 ヶ月 前 |
 bart
|
69e83fb855
Fully implemented interrupts in verilog. Return address appears to work fine, but might need some further testing for different delays in the pipeline.
|
2 年 前 |
|
bart
|
e493a27ab4
Started on interrupts. Triggering seems to work, reti still needs to be implemented
|
2 年 前 |
|
bart
|
b74702c915
Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram
|
2 年 前 |
|
bart
|
9662964536
Added back scripts for converting to spi.txt. Tested code to run from SPI flash, fixed cycle delay for SPI flash in output latch in MU which caused the bus_q to arrive a cycle later than bus_done.
|
2 年 前 |
|
bart
|
f5bc168700
Added DataMem to MU via Arbiter, fixed several bugs while doing this. Works with test code, but will most likely still contain bugs in certain cases.
|
2 年 前 |
|
bart
|
0e533922fb
Connected instruction memory to the MU via the arbiter
|
2 年 前 |
|
bart
|
916054063a
Added MU from FPGC5, created arbiter to regulate access to the CPU memory bus from both Instruction and Data memory, created fast testbench for arbiter, can now start adding arbiter and MU to CPU design
|
2 年 前 |
|
bart
|
6881f1be1d
Found bug where the next instruction after READ/WRITE is skipped if DataDelay but no InstrDelay
|
2 年 前 |
|
bart
|
e8bc85adb6
Data memory now works with variable delays without breaking the pipeline
|
2 年 前 |
|
Bart
|
fb0e4b363f
Instruction memory can now have a delay without messing up the pipeline
|
2 年 前 |
|
Bart
|
302c69937e
Basic CPU design now done with afaik working hazard detection, forwarding and stalls. Tested in hardware on a EP4CE6 using two SSDisplays and dip switches to view the register content (and see if it matches the simulation). No interrupts yet as this can probably be done at a later stage.
|
2 年 前 |
|
Bart
|
3714a90401
Forwarding now also works for data memory and also probably branches and other MEM operations. Fixed a bug in forwarding where EX was used instead of WB
|
2 年 前 |
|
Bart
|
e5dd555fdb
Register forwarding now works for ALU operations, (memread getintid and savpc still needs forwarding). Regbank is simplified because no need for we_high anymore, load and loadhi are now done using an ALU operation.
|
2 年 前 |
|
Bart
|
9da01544e7
Jump flush now seems to work. Made simple Quartus project to test in hardware and it seems to work fine there as well
|
2 年 前 |
|
Bart
|
a76e895a39
Started working on the CPU pipeline. Basic load, arith and jumps seem to work now. No hazard handling yet.
|
2 年 前 |
|
Bart
|
7b0a44b7be
Added testbench template with gtkw config
|
2 年 前 |
|
Bart
|
55f619efae
Initial commit with some empty Verilog template code from FPGC5
|
2 年 前 |
