Accueil Explorer Aide
Connexion
bart
/
FPGC6
miroir de https://github.com/bartpleiter/FPGC6
1
0
Fork 0
Fichiers Tickets 0 Wiki
Aborescence: 9b3e3a5eb7
Branches Tags

Historique des commits

Auteur SHA1 Message Date
  bart 1026f4776c Cleaned up some files il y a 2 ans
  bart b74702c915 Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram il y a 2 ans