Domovská stránka Prehľadávať Pomoc
Prihlásiť sa
bart
/
FPGC6
zrkadlo https://github.com/bartpleiter/FPGC6
1
0
Fork 0
Súbory Issues 0 Wiki
Strom: 9b3e3a5eb7
Branche Tagy

História revízii

Autor SHA1 Správa Dátum
  bart 9662964536 Added back scripts for converting to spi.txt. Tested code to run from SPI flash, fixed cycle delay for SPI flash in output latch in MU which caused the bus_q to arrive a cycle later than bus_done. 2 rokov pred
  Bart 43293f6ca4 Deleted some old memory files 2 rokov pred
  Bart 55f619efae Initial commit with some empty Verilog template code from FPGC5 2 rokov pred