This website works better with JavaScript
Startsida
Utforska
Hjälp
Logga in
bart
/
FPGC6
spegling av
https://github.com/bartpleiter/FPGC6
Bevaka
1
Stjärnmärk
0
Fork
0
Filer
Ärenden
0
Wiki
Träd:
9ac6dafd0f
Grenar
Taggar
EP4CE15
cpu100mhz
fast-cpu-pipeline
main
Commit History
Sök
Upphovsman
SHA1
Meddelande
Datum
bart
9662964536
Added back scripts for converting to spi.txt. Tested code to run from SPI flash, fixed cycle delay for SPI flash in output latch in MU which caused the bus_q to arrive a cycle later than bus_done.
2 år sedan
Bart
43293f6ca4
Deleted some old memory files
2 år sedan
Bart
55f619efae
Initial commit with some empty Verilog template code from FPGC5
2 år sedan