 Bart
|
9ec3298860
Updated README and added licence so repo can go public now
|
2 years ago |
|
Bart
|
3714a90401
Forwarding now also works for data memory and also probably branches and other MEM operations. Fixed a bug in forwarding where EX was used instead of WB
|
2 years ago |
|
Bart
|
e5dd555fdb
Register forwarding now works for ALU operations, (memread getintid and savpc still needs forwarding). Regbank is simplified because no need for we_high anymore, load and loadhi are now done using an ALU operation.
|
2 years ago |
|
Bart
|
9da01544e7
Jump flush now seems to work. Made simple Quartus project to test in hardware and it seems to work fine there as well
|
2 years ago |
|
Bart
|
a76e895a39
Started working on the CPU pipeline. Basic load, arith and jumps seem to work now. No hazard handling yet.
|
2 years ago |
|
Bart
|
7b0a44b7be
Added testbench template with gtkw config
|
2 years ago |
|
Bart
|
43293f6ca4
Deleted some old memory files
|
2 years ago |
|
Bart
|
55f619efae
Initial commit with some empty Verilog template code from FPGC5
|
2 years ago |
