This website works better with JavaScript
Halaman utama
Jelajahi
Bantuan
Masuk
bart
/
FPGC6
cermin dari
https://github.com/bartpleiter/FPGC6
Liatin
1
Bintangi
0
Fork
0
Berkas
Masalah
0
Wiki
Pohon:
82a433530c
Ranting
Tag
EP4CE15
cpu100mhz
fast-cpu-pipeline
main
Komit Sejarah
Cari
Pembuat
SHA1
Pesan
Tanggal
bart
9662964536
Added back scripts for converting to spi.txt. Tested code to run from SPI flash, fixed cycle delay for SPI flash in output latch in MU which caused the bus_q to arrive a cycle later than bus_done.
2 tahun lalu
Bart
43293f6ca4
Deleted some old memory files
2 tahun lalu
Bart
55f619efae
Initial commit with some empty Verilog template code from FPGC5
2 tahun lalu