This website works better with JavaScript
Startseite
Erkunden
Hilfe
Anmelden
bart
/
FPGC6
Mirror von
https://github.com/bartpleiter/FPGC6
Beobachten
1
Favorit hinzufügen
0
Fork
0
Dateien
Issues
0
Wiki
Struktur:
7cfd77a292
Branches
Tags
EP4CE15
cpu100mhz
fast-cpu-pipeline
main
Commit Verlauf
Finden
Autor
SHA1
Nachricht
Datum
bart
9662964536
Added back scripts for converting to spi.txt. Tested code to run from SPI flash, fixed cycle delay for SPI flash in output latch in MU which caused the bus_q to arrive a cycle later than bus_done.
vor 2 Jahren
Bart
43293f6ca4
Deleted some old memory files
vor 2 Jahren
Bart
55f619efae
Initial commit with some empty Verilog template code from FPGC5
vor 2 Jahren