 bart
|
4e7cdb1216
Changed pixelplane to 24 bit colors. Updated texture generator and raycaster to 24 bit color.
|
1 år sedan |
|
bart
|
da2bff2ea2
Removed/disabled NTSC from design, as the tiny HDMI monitor is practically always used. Also greatly increased L2 cache size, although no performance benefits for the relatively small programs I currently use for benchmarking.
|
1 år sedan |
|
bart
|
6e3cd7cd9c
PixelEngine now works in hardware with both HDMI and NTSC. Added pxtest and mandelbrot test programs.
|
2 år sedan |
|
bart
|
442d51ba85
Added images to documentation, HDMI is working without lvds, init of new sdram controller done.
|
2 år sedan |
|
bart
|
a76905443f
Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work.
|
2 år sedan |
|
bart
|
b74702c915
Created full FPGC6 verilog simulation, added Quartus code from FPGC5 with CPU from FPGC6. Works in hardware, but has combination loop somewhere at the arbiter and the registerbank and stack are not using block ram
|
2 år sedan |
