Commit History

Auteur SHA1 Bericht Datum
  bart 5af536210d Fixed instability by adding clear cache instruction during SPI transfer. No idea why this fixed the issue, as the I/O address range is above the limit for cache to work. 1 jaar geleden