bart
|
7e81e7fa17
Added files missing from last commit (L1I cache).
|
1 year ago |
bart
|
3253b1bc2c
Added L1I cache. Added clear cache instruction, which is now added in the UART bootloader and BDOS program loaders. Fixed too fast read part in SPI flasher. Snake userbdos program now sometimes crashes, which needs further investigation.
|
1 year ago |
bart
|
dfb3bbb48e
Added L1D cache. Currently only works stable when valid bit is set 0 on WRITE. Valid bit 1 after cache miss read works fine for some reason.
|
1 year ago |
bart
|
b6831c4209
Added L2 cache (no L1 for now) between CPU and SDRAM controller. No noticable performance difference, can likely be optimized further to reduce cache hit latency.
|
1 year ago |
bart
|
28bcde6466
New SDRAM controller that uses both SDRAM chips. Now separate bus from MU for better performance, as controller runs at 100MHz. Also updated some debug code as debugging was needed. Tested working in hardware. 2x performance boost in some cases.
|
1 year ago |
bart
|
240770cb51
Progress on asm for bcc with new architecture. Started on SDRAM testbench for new controller.
|
1 year ago |
bart
|
1a2f5e6c55
Added qws Quartus file.
|
1 year ago |
bart
|
e1bb01a621
Cleaned and renamed Quartus project.
|
1 year ago |
bart
|
d602419429
Added support for negative ints in .dw for python assembler.
|
1 year ago |
bart
|
7e822dcae0
Made assembly for rendering mandelbrot program, with other improvements as well.
|
2 years ago |
bart
|
19b70deac8
Added support for signed .dw instructions.
|
2 years ago |
Bart
|
cf2db3b9cd
Merge pull request #1 from b4rt-dev/PixelEngine
|
2 years ago |
bart
|
01b9bb8f29
Added signed right shift operation to CPU, assembler, compiler, code and documentation.
|
2 years ago |
bart
|
4dd2ff7765
Merged from main.
|
2 years ago |
bart
|
6e3cd7cd9c
PixelEngine now works in hardware with both HDMI and NTSC. Added pxtest and mandelbrot test programs.
|
2 years ago |
bart
|
7b14d2d273
Improved Pixel Engine.
|
2 years ago |
bart
|
6dc8fc396f
Added Pixel Engine in simulation.
|
2 years ago |
bart
|
442d51ba85
Added images to documentation, HDMI is working without lvds, init of new sdram controller done.
|
2 years ago |
bart
|
308cc6a90d
Fixed SDRAM controller by setting phase shift to 180 degrees.
|
2 years ago |
bart
|
a76905443f
Ported Quartus to 5CEA5 FPGA. SDRAM does not seem to work.
|
2 years ago |
b4rt-dev
|
8d56c91fea
Added fast (but inaccurate) and accurate (but slow) option for UART flasher.
|
2 years ago |
b4rt-dev
|
118fe8b319
Improved new button check in USB keyboard driver of BDOS
|
2 years ago |
b4rt-dev
|
c4599a63cc
New documentation structure. Updated some documentation. Added relevant graphics scripts and files from FPGC5 repo.
|
2 years ago |
bart
|
52b5107bba
Created benchmarking tool which includes calculating digits of pi.
|
2 years ago |
bart
|
d55077792f
Updated BCC for B32P
|
2 years ago |
bart
|
6667e11cee
Updated documentation on assembler and BDOS.
|
2 years ago |
bart
|
4c9ea8dbde
Added list of things to add in documentation
|
2 years ago |
bart
|
1026f4776c
Cleaned up some files
|
2 years ago |
bart
|
b9bc26129d
Added gitattributes to ignore the huge UARTbootloader.asm file. Deleted old quartus test project.
|
2 years ago |
bart
|
9f74a9565f
Fixed more MU I/O bugs. Updated everything from BCC except the ASM to work on new CPU. Added back flasher programs. Fixed LOAD/HI bug by using unsigned const16 instead. Updated assembler including hotfix for FPGC jumping to addr3 after UART bootloader is done. FPGC6 now basically fully works again!
|
2 years ago |