This website works better with JavaScript
Home
Explore
Help
Sign In
bart
/
FPGC6
mirror of
https://github.com/bartpleiter/FPGC6
Watch
1
Star
0
Fork
0
Files
Issues
0
Wiki
Tree:
33d828b6b9
Branches
Tags
EP4CE15
cpu100mhz
fast-cpu-pipeline
main
Commit History
Find
Author
SHA1
Message
Date
bart
5af536210d
Fixed instability by adding clear cache instruction during SPI transfer. No idea why this fixed the issue, as the I/O address range is above the limit for cache to work.
1 year ago