 bart
|
207413dd90
Assembler only needs Int: function, fixed position of program lenght. Ported ROM and UART bootloader over from FPGC5. Updated documentation on interrupts. Added resets. Fixed bug in MU. Increased stack size. Tested everything in hardware. Probably some other fixes and things I forgot.
|
hace 2 años |
|
bart
|
baff95d710
Regbank and stack are now placed in BRAM, fixed combinational loop but further testing needed.
|
hace 2 años |
|
Bart
|
302c69937e
Basic CPU design now done with afaik working hazard detection, forwarding and stalls. Tested in hardware on a EP4CE6 using two SSDisplays and dip switches to view the register content (and see if it matches the simulation). No interrupts yet as this can probably be done at a later stage.
|
hace 2 años |
|
Bart
|
e5dd555fdb
Register forwarding now works for ALU operations, (memread getintid and savpc still needs forwarding). Regbank is simplified because no need for we_high anymore, load and loadhi are now done using an ALU operation.
|
hace 2 años |
|
Bart
|
a76e895a39
Started working on the CPU pipeline. Basic load, arith and jumps seem to work now. No hazard handling yet.
|
hace 2 años |
|
Bart
|
55f619efae
Initial commit with some empty Verilog template code from FPGC5
|
hace 2 años |
